UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
8,162 Views
Registered: ‎08-21-2013

How to connect AXI Stream Fifo

I'm attempting to use the AXI-Stream Fifo in Vivado 2013.4. I've hooked it up in the usual way through an AXI Interconnect to a M_AXI_GP0 on the Zynq:

 

 

 

2013-12-27_232006.png

But when I run Validate Design, I get the following critical errors.

 

2013-12-27_232159.png

 

My first thought was to recustomize the processor and change the Thread ID Width from 12 to 4:

 

2013-12-27_231844.png

 

 

I have no idea if this is a good idea, but in any event it won't let me change it. Any suggestions on how to use the AXI-Streaming FIFO would be appreciated.

0 Kudos
3 Replies
Teacher muzaffer
Teacher
8,152 Views
Registered: ‎03-31-2012

Re: How to connect AXI Stream Fifo

Your problem is between the processor and the AXI interconnect as the fifo is not connected to the processor directly. Your best bet is to change the id width of the interconnect slave axi bus. How did you get the interconnect? I just added a zynq and a streaming fifo to a block design, and after block & connection automation validate design worked OK for me.

- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
0 Kudos
Explorer
Explorer
8,143 Views
Registered: ‎08-21-2013

Re: How to connect AXI Stream Fifo

I suspect you're correct, but I did not see anything in the AXI Interconnect to allow setting the TID width.

 

I should note that if I leave the "AXI-Stream Fifo" at "AXI4 Lite", it works:

 

2013-12-28_184916.png

 

Only the AXI has the TID width:

 

2013-12-28_184812.png

 

Which interface did you use? I need the full AXI4 with bursting in order to get the higher performance listed on page 12 of the Fifo datasheet (370 MByte/sec vs 78 MByte/sec).

0 Kudos
Explorer
Explorer
6,113 Views
Registered: ‎09-27-2013

Re: How to connect AXI Stream Fifo

Did this ever get resolved? I am trying to do the same thing in Vivado 2014.4. I have the system hooked up almost identically to the diagram. I used the connection automation for everything, and both axi-lite address and axi-full address appears in my address editor. Whenever I try to write to the TDFD register (transmit data fifo register) via memory mapping to the AXI-Full interface, the software crashes. No problem accessing the registers via AXI-lite.

 

Any suggestions? I also need to utilize the AXI-full interface to achieve bandwidth.

0 Kudos