UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor hadi_alik
Visitor
10,889 Views
Registered: ‎05-07-2009

ISE Maping Error bypassing

Jump to solution

Hi all

I have bought a Spartan-3E board with all accessories but, when I want to just test the board with simple example: "Default Xilinx CPLD Design" from  http://www.xilinx.com/products/boards/s3estarter/reference_designs.htm  for Xilinx receive the following series of error when I try to map the code:

ERROR:MapLib:30 - LOC constraint P23 on A<24> is invalid: No such site on the
device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.

....

.........

............

ERROR:MapLib:30 - LOC constraint P2 on XCF_CE_B is invalid: No such site on the
device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'

I set the variable but I actually seems illogical suggestion to by pass the the error, not to solve it?:robotsurprised:

Any Idea?

 

Cheers

Hadi 

 


 

Message Edited by hadi_alik on 05-20-2009 03:09 AM
Message Edited by hadi_alik on 05-20-2009 03:10 AM
0 Kudos
1 Solution

Accepted Solutions
Visitor hadi_alik
Visitor
12,715 Views
Registered: ‎05-07-2009

Re: ISE Maping Error bypassing

Jump to solution

Thank you 

It is already solved. The problem was due a space in the name of files and directories.


hadi_alik wrote:

Hi all

I have bought a Spartan-3E board with all accessories but, when I want to just test the board with simple example: "Default Xilinx CPLD Design" from  http://www.xilinx.com/products/boards/s3estarter/reference_designs.htm  for Xilinx receive the following series of error when I try to map the code:

ERROR:MapLib:30 - LOC constraint P23 on A<24> is invalid: No such site on the
device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.

....

.........

............

ERROR:MapLib:30 - LOC constraint P2 on XCF_CE_B is invalid: No such site on the
device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'

I set the variable but I actually seems illogical suggestion to by pass the the error, not to solve it?:robotsurprised:

Any Idea?

 

Cheers

Hadi 

 


 

Message Edited by hadi_alik on 05-20-2009 03:09 AM
Message Edited by hadi_alik on 05-20-2009 03:10 AM

 

 

0 Kudos
5 Replies
Historian
Historian
10,869 Views
Registered: ‎02-25-2008

Re: ISE Maping Error bypassing

Jump to solution

hadi_alik wrote:

Hi all

I have bought a Spartan-3E board with all accessories but, when I want to just test the board with simple example: "Default Xilinx CPLD Design" from  http://www.xilinx.com/products/boards/s3estarter/reference_designs.htm  for Xilinx receive the following series of error when I try to map the code:

ERROR:MapLib:30 - LOC constraint P23 on A<24> is invalid: No such site on the
device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.

....

.........

............

ERROR:MapLib:30 - LOC constraint P2 on XCF_CE_B is invalid: No such site on the
device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'

I set the variable but I actually seems illogical suggestion to by pass the the error, not to solve it?:robotsurprised:

Any Idea?

 

Cheers

Hadi 

 


 

Message Edited by hadi_alik on 05-20-2009 03:09 AM
Message Edited by hadi_alik on 05-20-2009 03:10 AM

So why are you using the CPLD example design in an FPGA starter kit?

 

-a

----------------------------Yes, I do this for a living.
0 Kudos
Visitor hadi_alik
Visitor
12,716 Views
Registered: ‎05-07-2009

Re: ISE Maping Error bypassing

Jump to solution

Thank you 

It is already solved. The problem was due a space in the name of files and directories.


hadi_alik wrote:

Hi all

I have bought a Spartan-3E board with all accessories but, when I want to just test the board with simple example: "Default Xilinx CPLD Design" from  http://www.xilinx.com/products/boards/s3estarter/reference_designs.htm  for Xilinx receive the following series of error when I try to map the code:

ERROR:MapLib:30 - LOC constraint P23 on A<24> is invalid: No such site on the
device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'.

....

.........

............

ERROR:MapLib:30 - LOC constraint P2 on XCF_CE_B is invalid: No such site on the
device. To bypass this error set the environment variable 'XIL_MAP_LOCWARN'

I set the variable but I actually seems illogical suggestion to by pass the the error, not to solve it?:robotsurprised:

Any Idea?

 

Cheers

Hadi 

 


 

Message Edited by hadi_alik on 05-20-2009 03:09 AM
Message Edited by hadi_alik on 05-20-2009 03:10 AM

 

 

0 Kudos
9,409 Views
Registered: ‎06-04-2010

Re: ISE Maping Error bypassing

Jump to solution

I have the some problem.Please tell me what can i do?

0 Kudos
Visitor hadi_alik
Visitor
9,389 Views
Registered: ‎05-07-2009

Re: ISE Maping Error bypassing

Jump to solution

 

It is already solved. The problem was due a space in the name of files and directories. Just check if there is any space in the names of path direectory or file.

0 Kudos
Newbie superlode
Newbie
6,005 Views
Registered: ‎03-06-2014

Re: ISE Maping Error bypassing

Jump to solution
or if the pin names themselves are named ok
0 Kudos