UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant nicolas
Participant
203 Views
Registered: ‎04-26-2019

Instance pin assignment after synthesis

Hi,

I would like to tell the Vivado tool to connect a pin of an instance (D pin of SRL16E) after synthesis.
I think this will be a constraint for implementation.
Do you know how to do that ?

BR

0 Kudos
5 Replies
Scholar drjohnsmith
Scholar
187 Views
Registered: ‎07-09-2009

Re: Instance pin assignment after synthesis

you change your source code and then re synthesis

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
Highlighted
Participant nicolas
Participant
172 Views
Registered: ‎04-26-2019

Re: Instance pin assignment after synthesis

hi@drjohnsmith ,

 can't change the source code because the code is autogenerated since i'm using an Xilinx IP (ILA).

The problem is that after synthesis one pin of the IP is left unconnected and because of this, the implementation fail.

 

0 Kudos
Scholar drjohnsmith
Scholar
165 Views
Registered: ‎07-09-2009

Re: Instance pin assignment after synthesis

so you have generated an IP block

and then ?

 

You have instnatiated that in your design ?

    have you connected all the ports in the instantiation ?

whats the RTL language, tools and which IP are you using ?

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
Participant nicolas
Participant
158 Views
Registered: ‎04-26-2019

Re: Instance pin assignment after synthesis

@drjohnsmith,

Thanks for reply,

I have one block design with a microblaze, all my design is in the block design composed of xilinx IPs. I want to transfert the streaming data from axi traffic generator to the DDR3 memory throught an axi dma ip (stream to memory mapped).

I succed to start traffig generator from sdk and i succed to probe AXI stream bus at the output of axi traffic generator. But when I want to read DDR3 with microblaze I can't see the samples generated by the etraffic generator.

So i have added a probe at the output of axi dma but this cause the implementation to fail with this error:

[Opt 31-2] SRL16E design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[7][518]_srl8 is missing a connection on D pin.

ILA IP has been connected throught the connection automation tool in block design.

I already checked the AR# 65931 but the "select_objects [get_nets -filter {MARK_DEBUG == TRUE && ROUTE_STATUS == NOLOADS}]" command report nothing.

I am using Vivado 2019.1.1

 

 

0 Kudos
Scholar drjohnsmith
Scholar
144 Views
Registered: ‎07-09-2009

Re: Instance pin assignment after synthesis

Ok,

that sounds very much like a bigger / different problem than just with the pin assignents.

Can I suggets you start a new topic !

   I know..... 

 

But put a better title, something about ILA and MicroBlaze and SDK.

Sorry I dont use SDK regularly

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos