UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer sweetpotato
Observer
2,472 Views
Registered: ‎02-09-2011

Is it possible to insert a circuit in the system generated by EDK

Hi.

I'm using ISE 13.1, Virtex-6.

I want to add some logic between ethernet MAC and the AXI interface but do not change anything else. (AXI Ethernet v2.01a)

Like this

DMA<-> AXI-Stream <-->  My logic <--> rx interface of v6_temac

Is it possible to do this?

I have tried the core generator, but it takes a long time to integrate with AXI bus/Memory manually

 

Thanks in advanced

 

0 Kudos