We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
I develop a firmware for the UltraScale+ SoC with multiple Ethernets connected via SFP.
Unfortunately, the block diagram was quite complicated. Below is the version simplified to a single Ethernet:
To allow the end-user to easily copy the Ethernet block to his full design, I have moved the Ethernet interfaces with the surrounding infrastructure to the hierarchical sub-block. Below is again the simplified version:
It appeared, however, that the block copied to the final design does not work correctly. The PCS/PMA PHY was not recognized.
I have checked my hierarchical design, and it was working correctly, but when I removed the connection between the MDIO_ENET0 port in the PS and the mdio_pcs_pma port in the ether sub-block, the same problem happened.
I have investigated implemented designs, and have found that the MDIO interface is connected correctly in the first design:
But not in the last one:
Of course the same problem occured, when the end-user has connected the ports of the copied block in his full design.
It seems, that the Block Designer does not connect correctly the MDIO interfaces through the hierarchy boundaries.
Probably it is somehow associated with the definition of the "xilinx.com:interface:mdio_rtl:1.0" interface.