cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
1,393 Views
Registered: ‎03-26-2018

Multiple Driver Nets- for GND

Hi,

 

I am running an implementation of a project with customized DDR4 MIG and encountered the following two errors:

  

 

Capture.PNG

Since I haven't explicitly defined the GND signals, how do I resolve this MDRV issue?

 

The implementation is not done yet and hence I can't even open the elaborated design.

 

Thanks.

Tags (5)
0 Kudos
2 Replies
Highlighted
Moderator
Moderator
1,388 Views
Registered: ‎01-16-2013

@adijoshitha,

 

Which vivado version are you using? Open the synthesized design and check the schematic

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Visitor
Visitor
1,340 Views
Registered: ‎03-26-2018

@syedz

 

Im using  v2017.3

 

A differential clock was actually used in the project by updating the MIG configuration to 'no buffer'.

 

I came acroos the following from the UltraScale Architecture-Based FPGAs Memory IP v1.4 LogiCORE IP Product Guide:

 

Capture2.PNG

 

 

does this throw light on how I can remove the multiple driver nets error?

0 Kudos