UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer nanyang_wendy
Observer
5,585 Views
Registered: ‎03-19-2015

basic question about custom IP core

hi!

 

i'm using EDK to design now.

i'm going to create a "decoder" ip core, yes...it's a very simple one.

 

i click the "create or import peripheral " in EDK... it ask me to chose a bus interface.(eg, AXI..LMB)

 

my question is:  is it possible for me to create a IP core without interface with bus? just like the ip core MUX and buffer?

if the answer is yes, how can i do that? could you please recommend a tutorial to me( ise tool)?

 

i'm really in a hurry situation...i would appreciate any answer.

 

thx!

 

nan

0 Kudos
1 Reply
Moderator
Moderator
5,567 Views
Registered: ‎01-16-2013

Re: basic question about custom IP core

Hi,

 

Check the follwoing AR: http://www.xilinx.com/support/answers/37425.html

 

Hope it helps.

 

--Syed

 

----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos