UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Scholar muravin
Scholar
7,322 Views
Registered: ‎11-21-2013

question about IP cache versus RTL-only update

Hi All,

 

Further to the following thread: http://forums.xilinx.com/t5/Design-Entry/VIVADO-2015-2-IP-OOC-synthesis/td-p/640554, I want to better understand the meaning of the IP cache in the context of the explanation given on the bottom of the pages 25/26 of the UG896 (VIVADO 2015.2).

 

Basically, the question is, what constitutes a cache hit? If an IP has a different RTL but the same IP properties, will the cached synthesis be used for that IP or not?

 

Finally, let's say I am reloading the BD through deleting the $BD.bd file and sourcing $BD.tcl, I can see the IP OOC runs are reset. Will in this case an IP cache be used or not?

 

Thanks

Vlad

 

Vladislav Muravin
0 Kudos