06-09-2021 01:01 PM
I am having problem assigning some LVDS* signals
They always show in red in vivado looked at other post but did not find the answer on how to fix.
These are IO in High Performance bank.
06-09-2021 01:10 PM
What version of Vivado. Are the signals inputs or outputs? What voltage is powering the bank? What other IO standards are used in this bank? Are you using the internal termination resistors?
06-10-2021 10:42 PM
Along with details requested by @bruce_karaffa, Error message details and snapshot will be very much helpful to understand issue.
06-11-2021 01:55 AM
bruce_karaffa is as usual spot with his questions. The version of Vivado is very relevant.
I filed a Change Request against 2020.1 as I had seen the same behaviour, the IOs would turn Red but when you run the DRC no issues are flagged.
The issue was resolved in 2020.2.
I would suggest starting with running the DRC, if there is a DRC flagged then the IOs should be showing up at Red. Then bruce_karaffa's other questions is what you need to look at, direction/voltage/IOSTANDARD/Termination.