UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer sandeep_sggs
Observer
138 Views
Registered: ‎09-11-2008

Partial Reconfiguration Flow from Xlinx's 2016x Workshop Material

Hi,

I am using ZYBO Board, and trying to implement the 2016x Workshop Material from https://www.xilinx.com/support/university/vivado/vivado-workshops/Vivado-partial-reconfiguration-flow-zynq.html, for the uart_led_lab experiment.

When I follow all steps given in the lab1.pdf (Lab Workbook Intro to Partial Reconfiguration Flow Lab), i face following problem

 

For instance, the step 1-1-6. cannot be done as the system_processing_system7_0_0.dcp is not available in the c:\xup\PR\labs\uart_led_lab\uart_led_zed_lab\uart_led_zed_lab.runs\ .

i have configured all the paths properly. Iam using vivado2016.2

Any help?

0 Kudos