cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
bfrantz
Visitor
Visitor
604 Views
Registered: ‎02-24-2019

Partial Reconfiguration with small static and rest of FPGA for rest of project

I have a need for a small static design which will maintain an output signal when the FPGA is reloaded and want to use the rest for the FPGA for the rest of the project.  There will be no connections between this static logic and the rest of the FPGA other than a shared clock.  Is this possible to do using a partial reconfig ?

Tags (1)
0 Kudos
8 Replies
hongh
Moderator
Moderator
588 Views
Registered: ‎11-04-2010

It looks ok to use DFX(PR) flow for the application, and you can have more information from UG909.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
dsheils
Moderator
Moderator
561 Views
Registered: ‎01-05-2017

Hi @bfrantz 

In addition to UG909 suggested above, other recourses that might be helpful can be found here:

https://www.xilinx.com/content/xilinx/en/products/design-tools/vivado/implementation/dynamic-function-exchange.html

https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0017-vivado-partial-reconfiguration-hub.html

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
bfrantz
Visitor
Visitor
527 Views
Registered: ‎02-24-2019

In UG909 pg 52 Defining Reconfigurable Partitions, it says suitable instances within the design hierarchy are that Do NOT contain block diagram (.bd) sources.  So if the design contains a .bd file this won't work ?

0 Kudos
dsheils
Moderator
Moderator
514 Views
Registered: ‎01-05-2017

Hi @bfrantz 

For now it wont work, however with the 2021.1 release there will be a feature call Block Design Containers for DFX so stay tuned for that as the release is due this month.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
bfrantz
Visitor
Visitor
506 Views
Registered: ‎02-24-2019

That would be great but we are stuck at 2019.1 due to the IP.

0 Kudos
hongh
Moderator
Moderator
453 Views
Registered: ‎11-04-2010

Hi, @bfrantz ,

If you are using non-project mode, you just need to create dcp netlist for the Reconfigurable Module(RM), which can also be designed with BD.

BD limitation is just in Project-mode.

 

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
bfrantz
Visitor
Visitor
399 Views
Registered: ‎02-24-2019

I can certainly use non-project mode.  Is there a simple example I could obtain because this is a daunting task since I have never done this before.  Additionally, my requirements are sort of the opposite of a typical partial re-config because my static design will be very small like a simple counter and the rest of the design will be the re-config.  As such I would like to assign the rest of the FPGA for the reconfig if possible.  I am not sure how to do that in non-project mode.

0 Kudos
hongh
Moderator
Moderator
336 Views
Registered: ‎11-04-2010

You can refer to UG947 for the example designs. If you meet the issue, we can continue to help you in the new posts.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos