cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
487 Views
Registered: ‎06-06-2020

Replace DDR4 SDRAM MIG IP memory part without re-running synthesis+implementation

I have a base design, from which I create 2 flavors (say A and B).
FlavorA : uses DDR4 SDRAM MIG IP with 1G memory part 
FlavorB : uses DDR4 SDRAM MIG IP with 512M memory part 
 
For ease of design/timing closure, I would like to do ONE synthesis+implementation, say addressing Flavor-A.
Then, I would like to replace the FlavorA/MIG with FlavorB/MIG, redo some minor connections, and do a very limited incremental build.
 
Is this feasible?
Any suggestions on the methodology -- 
It will greatly help us with timing closure and runtime.
Tags (3)
0 Kudos
Reply
3 Replies
Highlighted
Moderator
Moderator
395 Views
Registered: ‎11-04-2010

You can consider the NFX flow described in UG909 with DDR module as dynamic logic.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Reply
Highlighted
Visitor
Visitor
364 Views
Registered: ‎06-06-2020

Could you mention the chapter/section you are referring to? I was not able to find the NFX flow in UG909

0 Kudos
Reply
Highlighted
Moderator
Moderator
224 Views
Registered: ‎05-08-2012

Hi @dpayet The acronym is DFX or Dynamic Function eXchange which was previously known as Partial Reconfiguration. The entire contents of UG909 cover this flow. The name has changed recently (2019.2) in the documentation.

---------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
---------------------------------------------------------------------------------------------
0 Kudos
Reply