UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant sulilittle
Participant
3,628 Views
Registered: ‎12-13-2011

How to verify results without Chipscope?

Hi,

Now,because of the maximum speed of Bram exceeds the limited speed,I can not perceive the waveform by Chipscope,what should I do?Thank you very much!

0 Kudos
2 Replies
Instructor
Instructor
3,622 Views
Registered: ‎08-14-2007

Re: How to verify results without Chipscope?

One thing you could do is to use a 1/2 speed clock for ChipScope and take the signals of interest

from your original clock domain to the 1/2 speed domain by alternately clocking them into two

registers (odd clock cycles in one register, even in the other) so that the ChipScope data is twice

as wide but running at half the original clock rate.

 

-- Gabor

-- Gabor
0 Kudos
Explorer
Explorer
3,576 Views
Registered: ‎04-28-2010

Re: How to verify results without Chipscope?

hi,

     you have two options 

     1. either u check your design with the ISIM simulator which will be a behavioural simulation 

     2.  you can check your design with a logic analyser of agilent technologies physically.

 

best regards

Chandra

Best Regards
Chandrajit
0 Kudos