UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor pilakkat
Visitor
8,208 Views
Registered: ‎04-27-2009

Vivado 2013.4 : Adding ILA inside a BD causes ILA(s) to fail

Hi

 

I am having this strange problem with adding subsystem BD's with ILA cores.

Trying to add a BD block as a subsystem to the ADI's FMMCOMMS2 Reference design, causes the already existing ILA and also the newly added ILA to fail. The hardware manager is able to connect, but trying to run the immediate trigger results in no apparent action and no error is reported!

 

Doubts the problem may be related to the clock and clock constraints used inside the subsystem BD which is also used as the ILA clock. Is there any specific care to be taken when adding a clock port to a BD?

0 Kudos
1 Reply
Scholar dwisehart
Scholar
8,203 Views
Registered: ‎06-23-2013

Re: Vivado 2013.4 : Adding ILA inside a BD causes ILA(s) to fail

Run the timing report.  Are any timing errors reported?  Run the clock internation report.  Are their clock interactions that are not constrained?  It sounds like a cross clock domain problem.

 

Daniel

 

0 Kudos