UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Design and Debug Techniques Blog

cancel
Showing results for 
Search instead for 
Did you mean: 

Design and Debug Techniques Blog

Moderator
Moderator

This entry in the AXI Basics Series shows how the Xilinx AXI Verification IP can be used to simulate an AXI4-Lite master interface. We also look in detail at AXI4-Lite Read/Write transactions.

Read more...

Read more
1 0 287
Moderator
Moderator

This entry in the AXI Basics Series introduces the Xilinx AXI Verification IP, which can be used to simulate AXI interfaces.

Read more...

Read more
6 0 2,523
Moderator
Moderator

AXI is a processor interface widely used in designs on Xilinx devices. This new series will cover some of the basics about the AXI interface.

This first article in the series gives an overview of the AXI standard.

Read more...

Read more
12 2 3,211