UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Design and Debug Techniques Blog

cancel
Showing results for 
Search instead for 
Did you mean: 

Design and Debug Techniques Blog

Moderator
Moderator

This blog entry covers frequently asked questions about FPGA encryption and provides a guide to generating an encrypted bitstream using non-project mode.

For in-depth detail, refer to (UG570) the UltraScale™ Architecture Configuration user guide and XAPP1267 Using Encryption & Authentication to secure UltraScale™/UltraScale+™ FPGA .

The obfuscated keys flow is only applicable for UltraScale and UltraScale+ devices, although Bootgen can be used to generate an encrypted bitstream for 7 Series and later devices. 

 

 
Read more...

Read more
9 0 227