UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

DPR with Zynq Ultrascale+ (board zcu102 rev 1.0)

Reply
Highlighted
Observer
Posts: 20
Registered: ‎01-13-2017

DPR with Zynq Ultrascale+ (board zcu102 rev 1.0)

[ Edited ]

Is it normal/possible that performing DPR through the PCAP, all the registers of the static region of the FPGA are reset?

 

The walkaround we are using is to set up again the register after every DPR but this is NOT how the issue should be managed and the advantages of using DPR are deleted!!

 

However, the same application (running on Linux based OS, using the fpga_manager upon Zynq-7000 families FPGAs) is NOT having such problems. Do you know why? Is somebody having the same problems?

 

I am available for sharing more details related to the problem.