UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
7,570 Views
Registered: ‎02-09-2011

Cannot program FPGA then run mem test app using SDK and JTAG

I'm using VIvado and SDK to develop a Zynq design for a custom board.  I've run the mem test app without a bitfile.  I added a bitfile to it and modified the project to download the FPGA, but now I get an error message that says "cannot flush JTAG buffers" after the bitfile is downloaded.  Before I modified the project, I would get an error that said something like, "can't talk to JTAG-PD".  Could someone point me in the right direction?

Tags (4)
0 Kudos