UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer techway
Observer
2,027 Views
Registered: ‎02-17-2012

JTAG to AXI Lite Master

Hello,

 

I'm building a small design to fill block RAM using JTAG to AXI Master IPcore.

This will be used to test bigger designs which need specific data patterns.

 

First test shows that data rate is quite low. Approximatively 80 write access / second (320bytes/s)

 

Is it normal behavior ?

is it possible to be faster ?

 

Reaching 16kB/s would be very usefull.

 

Thanks in advance for any suggestions.

0 Kudos
1 Reply
Scholar pedro_uno
Scholar
1,238 Views
Registered: ‎02-12-2013

Re: JTAG to AXI Lite Master

It looks like the JTAG to AXI interface is so slow that it is unsuitable for hardware testing that requires a lot of data.  Also, test scripting in TCL is less than convenient.

 

In the past, I have had good results plugging an eval board into the PCIe slot of a Linux computer for hardware-in-the-loop testing. 

 

The IP Integrator has a PCIe to AXI bridge core that let's you develop in a way very similar to working with Zynq or Microblaze.  The bridge takes the place of the processor.  Then you can edit compile and run your code right from the Linux prompt, no fiddling around with embedded processors.  PCIe is the fastest control interface possible.  Hundreds of megabytes per second is practical.

 

Once you have experienced the joy of PCIe on Linux you will want to use it for everything.

 

  Pete

----------------------------------------
DSP in hardware and software
-----------------------------------------
0 Kudos