UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor kunearth
Visitor
7,825 Views
Registered: ‎03-02-2012

Packet Fifo does not write when last is asserted or is full

Hi all:

 

I have created a Packet FIFO for SP601:

- 2048 deepth

- tlast

- common clock

- block ram

 

As you can see my simulation, I am writing 2048 data at the input. When the data is 1024 I am writing a TLAST = '1' for one cycle.

After my 2048th data, the fifo's input ready goes to = '0'.

The fifo write port 's ready is always set to '1' (ready to write)

 

My problem is: I don't why the fifo is not writing in two scenarios:

1. When Tlast is asserted

2. When the fifo is full.

 

Thank you!

simu.png
0 Kudos