UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor edg10
Visitor
9,744 Views
Registered: ‎10-12-2010

Restarting the SDK Debugger

Is there a simple way to restart the debugger on the SDK without having to relaunch the whole process? Everytime I need to restart the debugger, it goes through the whole process of checking libraries, connecting to the target etc when all I want to do is restart at the program entry point in main(). This might just seem like an Inconvenience but it adds a lot of time during debug.

 

This is even more of a problem when debugging with an ila in Vivado. I have to shut down the Hardware Manager in Vivado before attempting to restart the debugger and then restart the Hardware Manager again after the debugger launches. If you ever close the SDK with an active trigger waiting in Vivado, you'll have to use task manager to kill it.

 

Am I doing something wrong or is that the way it works?

0 Kudos
2 Replies
Scholar stephenm
Scholar
9,681 Views
Registered: ‎05-06-2012

Re: Restarting the SDK Debugger

In the debug perspective, simply right click on the debug, and select restart

0 Kudos
Visitor edg10
Visitor
9,626 Views
Registered: ‎10-12-2010

Re: Restarting the SDK Debugger

Thanks Stephenm. That works but it's the same as clicking the debug menu icon in the toolbar. It completely re-launches the debugger which checks if any libraries need to be compiled and then resets and re-programs the board. This breaks the connection to the ila core in Vivado Hardware Manager, so I have to restart that every time as well.

 

I have tried the various options in the Debug Configurations for processor reset and programming the FPGA. The only way I can get a reliable debug connection to the board is when I have Reset the Entire System and Program the FPGA options selected.

0 Kudos