UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
3,494 Views
Registered: ‎06-17-2009

What is the number of requests MPMC can queue per NPI port?

I am confused about the number of requests MPMC can queue per NPI port because in the datasheet I found the following bits of information:

 

- The MPMC System parameter 'C_MAX_REQ_ALLOWED' has a fixed value of '1'.

- In the part about 'Restrictions on block RAM (BRAM) FIFOs' it says 'By relying on the current MPMC architecture maximum of two pending transactions for a particular port'

 

Can anyone help me to find the correct number?

 

Peter.

 

Tags (3)
0 Kudos
2 Replies
Contributor
Contributor
3,476 Views
Registered: ‎09-10-2008

Re: What is the number of requests MPMC can queue per NPI port?

Hi Peter,

 

I think that the first parameter (C_MAX_REQ_ALLOWED) refers to some inner structures of the MPMC.

If you want to use NPI port, you should refer to 'Restrictions on block RAM (BRAM) FIFOs', at least that's what I have done :)

 

Best regards,

Ivan

0 Kudos
3,465 Views
Registered: ‎06-17-2009

Re: What is the number of requests MPMC can queue per NPI port?

Hi Ivan,

 

What you wrote has been confirmed by Xilinx. 

 

Thank you.

 

Regards,

 

Peter.

0 Kudos