UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
2,076 Views
Registered: ‎04-18-2012

how to implement mixed design (Microblaze + logic) on XUPV5-LX110T?

Hi,

I have XUPV5-LX110T.

I wish to implement a mixed design: Microblaze + logic.

Using some tutorials, I could create one example with

Microblaze; wrote simple "Hello world" program and it works.

My program also blinks the 8 user LEDs.

 

So far so good.

 

Now I wish to add some "logic" - say written in VHDL.

To begin with, I want to modify my example such that

the VHDL logic will blink the 5 "position" LEDs.

 

I could not figure out how to add VHDL code. Also, how

to tell ISE that some pins of the FPGA will be controlled

by the software running on Microblaze (e.g. UART, user LEDs)

but some other pins will be controlled by VHDL logic

(e.g. position LEDs).

 

Can anyone suggest how to do this?

 

ISE Version 13.2, evaluation license (will expire next week!)

 

Regards,

 

Pramod

 

0 Kudos
1 Reply
Scholar golson
Scholar
2,062 Views
Registered: ‎04-07-2008

Re: how to implement mixed design (Microblaze + logic) on XUPV5-LX110T?

I know of two ways you can do this:

 

one is to work within the System using IPIFs which can hold your custom logic and you can stay in the EDK project

if you do this..

 

 

or you can also place your EDK project within a larger ISE project.  This way your logic could reside outside the EDK project.

 

You can drive your ISE logic using GPIO or IPIF Registers in the EDK system if you need to.

 

Refer to XAPP967 to get Idea of IPIFs

 

 

0 Kudos