cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
nookfu
Visitor
Visitor
1,129 Views
Registered: ‎10-05-2018

Garbage output on UART when booting Petalinux (custom hdf-file)

Jump to solution

Hi there,

 

I am trying to implement a Vivado project on ZynQ US+ MPSoC zcu102. After generateing the bitstream and exporting hardware, I followed the implementation flow described in UG1144 to generate Petalinux boot image. Unfortunately, after booting with SD-card, I am only receiving garbage output from Zynq over UART. On the other hand, if I create petalinux-build without a custom HDF, the UART connection works without issues and I am able to boot. I am guessing it is some kind of buad-rate issue between my Vivado Project and Petalinux config but I am so far unable to fix the issue.

 

I suspect that my hardware configuration in Vivado might be wrong, because I might have misunderstood the following requirement: In UG1144 it is mentioned that to configure Zynq MPSoC to boot Linux, an external memory controller and UART is required (p19). Does this mean I have to add and configure specific memory controller and UART IPs in my Vivado project?  I thought these blocks only need to be configured inside the Zynq PS IP Block.

 

I would appreciate any hints regarding my issue. Thanks!

 

Versions:

Vivado 2018.2

Petalinux 2018.2

zcu102 BSP 2018.2

0 Kudos
1 Solution

Accepted Solutions
glena
Moderator
Moderator
1,092 Views
Registered: ‎03-19-2014

The PS REF CLK on the ZCU102 is 33.33 MHz in hardware, make sure it is also set to that in Vivado. 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

3 Replies
glena
Moderator
Moderator
1,118 Views
Registered: ‎03-19-2014

The memory and UART controllers referred to in UG1144 are for the PS IP block.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
nookfu
Visitor
Visitor
1,102 Views
Registered: ‎10-05-2018

I see. It seems something else is causing the issue then.

 

Is there perhaps something I have to consider when setting PS_REF_Clk? It is set to 30MHz.

Clock configuration for UART is 100MHz IOPLL with 115200 Baud Rate.

0 Kudos
glena
Moderator
Moderator
1,093 Views
Registered: ‎03-19-2014

The PS REF CLK on the ZCU102 is 33.33 MHz in hardware, make sure it is also set to that in Vivado. 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post