UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Participant gosha-z
Participant
270 Views
Registered: ‎09-07-2018

Invalid clocks?

Hi, colleagues!

Looking into arm-trusted-firmware/plat/xilinx/zynqmp/pm_service/pm_api_clock.c I''ve found the strange table:

static uint32_t pm_clk_invalid_list[] = {CLK_USB0, CLK_USB1, CLK_CSU_SPB,
        CLK_ACPU_FULL,
        CLK_ACPU_HALF,
        CLK_APLL_TO_LPD,
        CLK_DBG_FPD,
        CLK_DBG_LPD,
        CLK_DBG_TRACE,
        CLK_DBG_TSTMP,
        CLK_DDR_REF,
        CLK_TOPSW_MAIN,
        CLK_GTGREF0_REF,
        CLK_LPD_SWITCH,
        CLK_LPD_LSBUS,
        CLK_CPU_R5,
        CLK_CPU_R5_CORE,
        CLK_CSU_SPB,
        CLK_CSU_PLL,
        CLK_PCAP,
        CLK_IOU_SWITCH,
        CLK_DLL_REF,
        CLK_TIMESTAMP_REF,
};

It contains the clock id's, which registration will be denien during clock setup when initializing Common Clock Framework. Why clock id's from CLK_ACPU_FULL till CLK_TIMESTAMP_REF are present in this table? For example, CLK_LPD_LSBUS is used as main clock for SPI and GEM interfaces, thus,SPI and Ethernet initialization failsdue to clock absence. Can this id's be removed from this table?

Tags (2)
0 Kudos
1 Reply
Moderator
Moderator
241 Views
Registered: ‎05-10-2017

Re: Invalid clocks?

This has been fixed in the latest atf version. Please use the patch attached

 

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------