UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
632 Views
Registered: ‎11-24-2013

Refering to GPIO pins on Device Tree

Jump to solution

Hi everyone,

 

I would like to use the GPIO of the ZynqMP (on PL) to read some interrupts. These interrupts come on the EMIO pins.

 

In the source of the interrupts, I have to indicate the pin of the GPIO used. Something like:

interrupt-parent = <&gpio>;
interrupts = <PIN_INDEX INTR_TYPE>;

My question is: how to know the pin index?

 

According to UG1085, page 761:

 

Selection_065.png

 

And according to UG1087, section GPIO:

Selection_066.png

 

So, which index is EMIO Pin 0?

 

Mi ideas are:

It is 78: [0:25] is MIO, [26:51] is MIO, [52:77] is MIO [78:end] is EMIO

It is 96, because they refer to positions in the register

 

Does anyone know where to find the answer without having to test with a VIO if the pins go 0/1?

 

Thanks in advance!

 

Regards

Ignacio

0 Kudos
1 Solution

Accepted Solutions
Explorer
Explorer
807 Views
Registered: ‎11-24-2013

Re: Refering to GPIO pins on Device Tree

Jump to solution

Hi again,

 

since I didn't find any documentation on this problem, I tried it by implementing a design where the interrupts go just through GPIO instead of GIC. The index for the bit 0 of EMIO gpio was 78.

 

So, according to this, the logic should be is:

 

  • Bank0: [0:25]
  • Bank1: [26:51]
  • Bank2: [52:77]
  • EMIO: [78:end]

Regards,

Ignacio

0 Kudos
1 Reply
Explorer
Explorer
808 Views
Registered: ‎11-24-2013

Re: Refering to GPIO pins on Device Tree

Jump to solution

Hi again,

 

since I didn't find any documentation on this problem, I tried it by implementing a design where the interrupts go just through GPIO instead of GIC. The index for the bit 0 of EMIO gpio was 78.

 

So, according to this, the logic should be is:

 

  • Bank0: [0:25]
  • Bank1: [26:51]
  • Bank2: [52:77]
  • EMIO: [78:end]

Regards,

Ignacio

0 Kudos