UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer lsc-unicamp
Observer
2,648 Views
Registered: ‎03-20-2017

Ultrascale+, Ubuntu pre-built image and FPGA Manager

Hi all,

 

I have an Ultrascale+ board running the pre-built Ubuntu image from the following tutorial:

 

http://www.wiki.xilinx.com/Zynq+UltraScale%EF%BC%8B+MPSoC+Ubuntu+part+2+-+Building+and+Running+the+Ubuntu+Desktop+From+Sources

 

Using this image I can connect a monitor to the Display Port and everything seems OK.

 

However, as soon as I *reprogram* the FPGA using a custom bitstream *the image in the monitor disappeared*!!!!! Nevertheless, the hardware on the FPGA worked fine!

 

My question is: what should I add to the bitstream to keep the DisplayPort + Monitor working? 

 

Thanks a lot!

 

0 Kudos
1 Reply
Highlighted
Observer eduardo928
Observer
2,554 Views
Registered: ‎01-07-2016

Re: Ultrascale+, Ubuntu pre-built image and FPGA Manager

I was able to solve this problem. In Vivado block diagram, some blocks must be instantiated in order for the Display Port to keep working. I have compiled a PDF explaining this and some other compilation steps, that can be downloaded from here.

Hope it helps.