cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
deepg799
Explorer
Explorer
471 Views
Registered: ‎01-20-2019

zynqmp_phy: PLL lock time out + ZynqMPSoC 7EV custom platform

I created the DP port interface enabled vivado design and BSP for my custom 7EV platform. The below message from the log while booting which tells DP port is not configured properly.

xilinx-psgtr fd400000.zynqmp_phy: PLL lock time out
[15.100543] xilinx-psgtr fd400000.zynqmp_phy: Lane:1 type:8 protocol:4 pll_locked:no
[15.108284] zynqmp-display fd4a0000.zynqmp_phy: PLL lock time out
[15.114824] zynqmp-display: probe of fd4a0000.zynqmp-display failed with error -110

I also make sure that I have done the kernel DP driver configuration as per the below link.

https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842105/ZynqMP+DisplayPort+Linux+driver

Also attaching the booting log & system.dtsi file with this forum please have a look and It would be appreciated if anyone could suggest any solution for this issue.

Tools version = 2019.2

Thank you in advance.

Tags (3)
0 Kudos
1 Reply
deepg799
Explorer
Explorer
407 Views
Registered: ‎01-20-2019

Anybody has any comments on the same.

0 Kudos