UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer loyalluna
Observer
5,321 Views
Registered: ‎07-13-2015

DRAM read and write

Hi,

I tried to have a read and write on the DRAM before by AXI MASTER BURST.

which I couldnot! And cannot understand why!

I mean I am quite sure about the functionality of my code reading and writing in burs mode.

but it just work when I use single beat mode I thought it did not write in dram because of coherency issues. But when I try reading in burst it did not work either.

I even thought of address alignment. But as the DRAM addresses starts at 0x00000000 and I am going to read 64bits

I think if I put the length argumant in the function for ex 16, for 2 bursts. It should be work.

any way does not work at all!

 

then I remeber I tried using DMA for reading and writing.

Does anyone have idea, what are the mai differences of these two?

how much data DMA reads each time and is it a pre defined size?

many thanks

 

0 Kudos