UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor mihaita
Visitor
218 Views
Registered: ‎07-09-2018

UARt communication issues between Zynq 7000 and STM32 uC

Hello,

 

     I have the following situation. I am trying to do a firmware update for STM32 uC which is connected to a Zynq 7000 platform.

     serial config on Zynq side is 8bit/even parity/1stop bit. STM32 expects even parity.

     When I send 1 byte commands to STM32 everything is ok both on TX and RX as I can see that on picoscope.

     But for larger data(>1 byte) I see that Zynq 7000 does not put on TX line only the first byte which is ended by a STARt bit(0L) and not a STOP bit(1L).

    I have attached the picoscope snapshots for both 1 byte and 2 bytes commands.

    I have also changed 8bit to 9bit data as I know STM32 considers parity bit as last bit but that di not solved the problem.

    When I set no parity then Zynq 7000 puts both 2 bytes on TX line but then again I get no response from STM32 side as it expects even parity.

    Why does Zynq have issues sending more than 1 byte on UART? 

 

Thanks,

      Mihaita

1byte_cmd.png
2byte_cmd.png
0 Kudos