Welcome to the Xilinx Community Forums! Please log in to learn, participate, and share in the community. Not a member? Join Now!
Discuss SDSoC Development Environment and reVISION Stack related topics and issues.
Discuss Embedded Software and Hardware development tools including SDK, Debugger Tools, XPS, updatemem, ELF Association.
Discuss Processor system design for Zynq UltraScale+ MPSoC/RFSoC, Zynq-7000, MicroBlaze, and PicoBlaze. Includes both Processor Subsystem (PS) peripherals and Programable Logic (PL) IP Peripherals that are not covered by other boards such as UART, USB, SATA, DDR, GEM, AXI Ethernet, I2C, UART, etc. Additionaly includes the Vivado Processor Configuration Wizard (PCW) for Zynq-7000 and Zynq UltraScale+ SoC's.
Discuss OpenAMP project for Zynq-7000, Zynq UltraScale+ MPSoC and MicroBlaze.
Discuss board bring-up, boot and configuration topics for Zynq-7000, Zynq UltraScale+ MPSoC and MicroBlaze based FPGA designs. Topics include secure and non-secure boot flow including programming the boot device (QSPI, JTAG, SD eMMC, NAND, NOR), bootrom, FSBL, loading of the bitstream, fallback/multi-boot, programming of eFUSEs and BBRAM.