04-22-2020 03:55 PM
My understanding is in the Ethernet 100G IP the TX and RX user clocks are the same frequency as the GTRefClk. Is there a way to change the frequency relationship ?
04-22-2020 11:47 PM
Do you mean hard CMAC? PG203 has suggested that TX/RX CLK should be 322.266MHz
Why do you want to change them?
This clock is provided to both the CMAC block and serial transceiver to clock the GT/ lane
logic TX interface as well as the whole Ethernet MAC. The clock must be 322.266 MHz for
both CAUI-10, CAUI-4, and 100GAUI-2 operation. The GT lane logic interface datapath is 32
bits per lane for CAUI-10 and 80 bits per lane for CAUI-4 and 100GAUI-2. Only one TX_CLK
is needed regardless of the CAUI-10 or CAUI-4 implementation. This clock also clocks the
transmit Ethernet MAC, LBUS/AXIS interface, and the Control/Status port.
This clock is provided to the CMAC block. The clock must be 322.266 MHz for both CAUI-10,
CAUI-4, and 100GAUI-2 operation, and must be the same as TX_CLK. This clock is used in
the receive Ethernet MAC, LBUS/AXIS interface, and the Control/Status port.
04-23-2020 12:07 AM
Yes the hard MAC in an Eth 100G IP core.
I tried to test a large design on a Virtex US fpga and with 322M gtrefclk there were timing violations.
On a custom board that hosts a Kintex timing will pass with 156.25M gtrefclk/txclk. TX clock of 195M would be preferable but timing closure might be uncertain.
If the txclk frequency can be tuned w.r.t the gtrefclk then the gtrefclk board oscillator can be set to 156.25 and the txclk can then be altered later in the IP config if timing can be met.