UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer wjun
Observer
7,051 Views
Registered: ‎02-11-2013

Routing clock from a neighboring Quad (GTX on VC707)

Hello,

This might possibly be a beginner question.

 

I'm trying to use the XM104 daughtercard with the VC707 board.

 

The clock from the Si570 is being routed to MGT_BANK_118,

while the dataport 0 (which is the SMA port 0) is located on MGT_BANK_119.

 

I'm using the example design from the core catalog, which seems to be using the QPLL.

I've tried connecting the clocks from FMC1 HPC GBT_CLK1, through IBUFDS_GTE2, 

to the .GTNORTHREFCLK0 in GTXE2_COMMON. An also changed QPLLREFCLKSEL to 3.

 

This change doesn't seem to work yet.

Is there many more things I should be changing?

 

Thank you in advance for the help!

 

Best

0 Kudos
2 Replies
Community Manager
Community Manager
7,022 Views
Registered: ‎07-23-2012

Re: Routing clock from a neighboring Quad (GTX on VC707)

Hi,

 

The way you have sourced the clock i.e. from Si570 of XM104 to fmc1_hpc_gbtclk1_m2c_c_p to refclk0 of quad118 is correct. The QPLLREFCLKSEL attribute value is also correct.

 

Can you first make sure that you simulate the design and ensure the correct operation.

 

Later we discuss about hardware debugging.

 

Regards,

Krishna 

-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.
0 Kudos
Xilinx Employee
Xilinx Employee
7,022 Views
Registered: ‎07-31-2012

Re: Routing clock from a neighboring Quad (GTX on VC707)

Hi,

 

"This change doesn't seem to work yet." Can you elaborate what is not working?

Can you check the clock at the TXUSRCLK ports to confirm if the clock is being received or not.

 

Note there is no need to change these settings manually. the coregen tool "7 series FPGA transeceiver wizard " has the option for selecting adjacent tile clocks. check screenshot below.

 

gtp.png

Thanks,
Anirudh

PS: Please MARK this as an answer in case it helped resolve your query.Give kudos in case the post guided you to a solution.
0 Kudos