cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
nanz
Moderator
Moderator
1,361 Views
Registered: ‎08-25-2009

Versal Ethernet

 

 

Versal Ethernet

This post will cover all necessary information you should know before starting to build Ethernet designs on Versal ACAP devices.  

Design Flow 

Before starting any Versal designs, users are highly recommended to go through Versal System and Solution Planning.

In general, there are two basic design flows to use when targeting Versal ACAP, ie, Vitis Environment Design Flow and Vivado Tools Design Flow. Vivado IP Integrator is the primary flow for non-AI Engine-based projects, and is recommended to use for Ethernet designs creation targeting Versal 

Please refer to UG1273 Chapter 4 – “Design Flow” for more detailed information. 

For all PL Ethernet IPs, transceivers IPs (GTs) are separated completely. Use Block Automation within IP Integrator for Ethernet IP to GT integration. Please refer to PG331 Chapter 4 - “Xilinx IP - GT Quad Integration” for more details.  All designs require the CIPS IP, which contains the PMC used to boot the device. For more information, see the Control Interface and Processing System IP Product Guide (PG352). 

For PS GEMs, they are sitting inside CIPS. Please refer to PG352 for CIPS product guide.  

IP Product Guides and Master ARs 

Here is a list of the Ethernet IPs with their product guides and release notes and known issues master ARs:  

IPs 

Product Guides  

Master ARs 

PS-GEM (Versal ACAP TRM) 

AM011 

(Xilinx Answer 75828) 

GEM registers (Versal ACAP TRM Register Reference) 

AM012 

 

Multirate Ethernet MAC (MRMAC) 

PG314

(Xilinx Answer 75817) 

600G Channelized Multirate Ethernet Subsystem (DCMAC) 

DS950 

PG369 (See Versal Premium Lounge) 

Coming soon 

600G Interlaken with FEC 

DS950 

PG371 (See Versal Premium Lounge) 

Coming soon 

400G High-Speed Crypto (HSC) Engine 

DS950 

PG372 (See Versal Premium Lounge) 

Coming soon 

400G RSFEC 

PG378 (See 400G RSFEC Lounge )

(Xilinx Answer 73658) 

For rest of soft Ethernet IPs supported on Versal, please refer to the master release notes and known issue. The list is provided in Ethernet Useful Resources sticky note.  

Ethernet Drivers 

The wiki pages document the support features and known issues, and drivers can be found on github. 

 

Wiki 

GitHub (drivers) 

PS-GEM 

Standalone EMACPS 

emacps driver 

 

Linux MACB  

macb driver 

1G/10G/25G 

Standalone AXI Ethernet  

(Please note: 25G is not supported in standalone driver) 

axiethernet standalone driver 

 

Linux AXI Ethernet 

axiethernet linux driver 

 

Example Designs and Blogs

 

Lounges 

Here are the documentation lounge links: 

 

 


-------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs and our Versal Ethernet Sticky Note.

-------------------------------------------------------------------------------------------
0 Replies