UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer annand
Observer
1,747 Views
Registered: ‎01-09-2012

Virtex6 Embedded TEMAC: Delay between TXDVLD and TXACK

I have a Virtex6 TEMAC configured in the tri-speed mode without clock-enables (as mentioned in UG368). I would like to know the maximum number of 'CLIENTEMACTXCLIENTCLKIN'-clock cycles the MAC may need for asserting the 'EMACCLIENTTXACK' signal after the assertion of 'CLIENTEMACTXDVLD' by the user.  Some experiments using a 100Mbps link (implemented in ML605) gave a result of 10 'CLIENTEMACTXCLIENTCLKIN' clock cycles.  Can I take this as a credible value for all speed modes?

 

Thanks for your help.

 

Anand

0 Kudos