UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant a4speaker
Participant
8,137 Views
Registered: ‎08-16-2011

aurora 8b10 same frequency of ref clk and init clk

It is written in aurora doc that the init_clk_in port should be set to a slow rate, preferably slower than the reference clock.

 

What happens if both are of same frequency?

 

If i want to use both at same frequency, will there be any condition like assert init_clk_in for more cycles than suggested (6 cycles are suggested)?

0 Kudos
3 Replies
Community Manager
Community Manager
8,122 Views
Registered: ‎07-23-2012

Re: aurora 8b10 same frequency of ref clk and init clk

Hi,

If the frequency of INIT_CLK is equal to the refclk's frequency then you may hit some link up issues.

It is recommended to make sure that the INIT_CLK frequency to be less than the refclk.

Regards,
Krishna
-----------------------------------------------------------------------------------------------
Please mark the post as "Accept as solution" if the information provided answers your query/resolves your issue.

Give Kudos to a post which you think is helpful.
0 Kudos
Moderator
Moderator
8,087 Views
Registered: ‎02-16-2010

Re: aurora 8b10 same frequency of ref clk and init clk

Hi,

can you let me know the aurora guide and page you are referring to?

Thanks,
Srinadh
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Participant a4speaker
Participant
8,081 Views
Registered: ‎08-16-2011

Re: aurora 8b10 same frequency of ref clk and init clk

PG046 page 20 (aurora v10.1)

0 Kudos