UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor amit.behere
Visitor
63 Views
Registered: ‎02-25-2019

Configuration bank Voltage

Jump to solution

What are the DRC rules for setting configuration bank voltages?

This is the critical warning after synthesis.

[Netlist 29 154] Cannot set propery 'CFGBVS' because in correct values '3.3' v specified Expecting type 'enum' with possible values of GND ,,VCCO

 

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
40 Views
Registered: ‎08-10-2008

回复: Configuration bank Voltage

Jump to solution

You do not need to specify the voltage level. The value should either be Vcco or GND, meaning a high or low. 

You can refer to UG570 for more details on CFGBVS.

------------------------------------------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
---------------------------------------------------------------------------------------------------------
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
41 Views
Registered: ‎08-10-2008

回复: Configuration bank Voltage

Jump to solution

You do not need to specify the voltage level. The value should either be Vcco or GND, meaning a high or low. 

You can refer to UG570 for more details on CFGBVS.

------------------------------------------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
---------------------------------------------------------------------------------------------------------
0 Kudos