UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
516 Views
Registered: ‎11-27-2016

Configuring DDR-MT41J256M8DA-125:K on custom board based on ZC7Z045

Hi,

We are designing a custom board (design based on ZC706) using DDR- MT41J256M8DA-125:K

Since Vivado doesn't support our DDR part no , we are selecting the option "User Input" as per the below pic.
Screenshot from 2018-01-02 15_37_23.png

To configure DDR using Vivado since our custom board DDR- MT41J256M8DA-125:K is not supported by Vivado following parameters are needed
    (1) Length (mm) ==> As per our understanding https://www.xilinx.com/support/answers/46778.html that this value is fixed for a given Zynq SOC.
   (2) Package Delay(ps)
   (3) Propagation delay(ps/inch)

From PCB design we got the propagation delay (in MILS) for the following signals:
DDR_ADDR
PS_DDR3_CLK_N
PS_DDR3_CLK_P
PS_DDR3_A0
PS_DDR3_A1
PS_DDR3_A2
PS_DDR3_A3
PS_DDR3_A4
PS_DDR3_A4
PS_DDR3_A5
PS_DDR3_A6
PS_DDR3_A7
PS_DDR3_A8
PS_DDR3_A9
PS_DDR3_A10
PS_DDR3_A11
PS_DDR3_A12
PS_DDR3_A13
PS_DDR3_A14
PS_DDR3_BA0
PS_DDR3_BA1
PS_DDR3_BA2
PS_DDR3_CAS_B
PS_DDR3_CKE
PS_DDR3_CS_B
PS_DDR3_ODT
PS_DDR3_RAS_B
PS_DDR3_RESET_B
PS_DDR3_WE_B

From the above parameters, kindly request some inputs on how to calibrate our DDR.

 

 

Thanks,

Asmaitha

0 Kudos
2 Replies
Moderator
Moderator
482 Views
Registered: ‎11-28-2016

Re: Configuring DDR-MT41J256M8DA-125:K on custom board based on ZC7Z045

Hello soujanya.kothamasu@asmaitha.com,

 

The Length attribute is the average trace length on the PCBA for that signal group.

 

The Package Delay attribute comes from the selected Zynq device. If the table isn't automatically populated then you can get the pin propagation times by opening a synthesized design and in either the IO Ports or Package Pins view right click in the area, select "Export I/O Ports", select CSV, and then press OK.  When you open the CSV file you'll see the PS memory interface pins in the "Site Type" column starting with "PS_".

 

The propagation delay (ps/in) is derived from your board stackup.  If you have it in ps/in then you can convert to mils by dividing the ps/in value by 1000 since there are 1000 mils in an inch.

0 Kudos
314 Views
Registered: ‎04-27-2018

Re: Configuring DDR-MT41J256M8DA-125:K on custom board based on ZC7Z045

Hi,

 

Did you succeed configuring the MT41J256M8DA?

 

Thanks

Alexandre

0 Kudos