UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
258 Views
Registered: ‎04-06-2017

Does VREF pin have to be connected to a reference when SSTL standards are used as output of FPGA?

Jump to solution
Does VREF pin have to be connected to a reference of this bank when SSTL standards are used as output of FPGA?
0 Kudos
1 Solution

Accepted Solutions
Highlighted
Adventurer
Adventurer
307 Views
Registered: ‎04-06-2017

Re: Does VREF pin have to be connected to a reference when SSTL standards are used as output of FPGA?

Jump to solution
No,
VREF pins are not needed to connect to reference voltage for ouput standards
0 Kudos
1 Reply
Highlighted
Adventurer
Adventurer
308 Views
Registered: ‎04-06-2017

Re: Does VREF pin have to be connected to a reference when SSTL standards are used as output of FPGA?

Jump to solution
No,
VREF pins are not needed to connect to reference voltage for ouput standards
0 Kudos