UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor edwarwl
Visitor
4,539 Views
Registered: ‎07-10-2008

ML505/ML506/ML507 Input Load Capacitance

I have a relatively high-frequency (16MHz) signal that I need to input to the global clock network on a ML506 development board. The clock signal that I am using is rated to drive a 24pF load. I need to know whether or not I will need to buffer the clock signal in order to use it as a clock input. I am currently using the XGI expansion headers (FPGA pin G15, header J5 pin 27) as my clock input. That's the only one I can find on the XGI headers that is connected to the GC network.

 

Where can I find information about load capacitance on the ML50X inputs? Or should I be using some other input for my clock?

 

Thank you,

LE

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
4,510 Views
Registered: ‎01-03-2008

Re: ML505/ML506/ML507 Input Load Capacitance

The input pin capacitance for Virtex-5 is listed in Table 3 of the datasheet (8pF).
------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
0 Kudos
Visitor edwarwl
Visitor
4,505 Views
Registered: ‎07-10-2008

Re: ML505/ML506/ML507 Input Load Capacitance

Thank you for your reply.

 

What about the DC characteristics for the ML50X platforms? Since there's a fairly long trace from the FPGA pin to the output on the development board and other nearby components inducing some parasitic capacitance, I would assume that it would be more than the 8pF load specified in the V5 datasheet.

0 Kudos