05-06-2020 10:04 PM
I have set up a custom board with Zynq Z7020 SOC. I am not able to see either Either the FPGA or Arm cores in the Jtag debug software. The board is in Jtag boot mode.
I'm using diligent HS3 cable and Using xsct software >connect >targets shows up error "DR shift output all zeros").
I have checked the voltage rails of both PS, PL, and PS_POR_B, power sequencing, clock and all seems to be working fine.
What else could be wrong?
05-12-2020 08:13 PM
Check INIT_B, PROG_B or DONE pin on the board, see if any of them is grounded.
05-12-2020 09:17 PM
Thanks for your reply.
I have cross-checked the pins and they seem to be fine.
I am using the automative grade of the Zynq IC, will that require any special change compared to the commercial-grade connections?
05-13-2020 02:54 AM
One more issue i noticed is that the Init_b pin, never goes low. (even in qspi flash and sd card boot mode, even if sd card is not present).
Ideally, it should go low when an error occurs right,
I have also attached part of oscilloscope output (TDO vs TCK), TDO seems to be providing proper output for some part of TCK, but I am still getting the "DR shift output all zeros error).