UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer felix.braun
Observer
136 Views
Registered: ‎01-19-2019

access partial reconfiguration area with axi gpio read errors

Hello,

i am trying to access some ports at a partial reconfiguration area with axi gpio.

The pblocks are configured as snapping mode on and reset after reconfiguration is true.

Strangely if i read the gpio (accomplished with uio driver and petalinux) some pins are stuck at High or Low. (regardless of the integrated design)

Why does this behaviour appear?

Thanks for your reply,

Felix

Untitled Diagram.png
0 Kudos
1 Reply
Observer felix.braun
Observer
82 Views
Registered: ‎01-19-2019

Re: access partial reconfiguration area with axi gpio read errors

I figured out that the problem is propably generated at the partial reconfiguration flow.

My actual flow is like:

Graphically configure the partial reconfiguration partitions
run synthesis and implementation and generate bitstreams

go back to implemented design and export a dcp (write_checkpoint)

This bitstreams are compatible and do not show any failture at their behaviour.

 

The further generated partial bitstreams are faulty :

this are generated with tcl scripts containing:

 

synthesize a vhdl file:

create_project -in_memory -part device
add_files currentvhdfile
add_files currentconstraintfile
synth_design -mode out_of_context
write_edif -force ediffilepath
write_checkpoint -force dcpoutpath
report_utilization -file reportoutpath
close_project
exit

implementing it and generating a bitstream

create_project -in_memory -part device
add_files staticdcp
add_files currentconstraintfile
set_property USED_IN {implementation} [get_files {currentconstraintfile}]
add_files dcpfile
set_property SCOPED_TO_CELLS {pblock} [get_files dcpinpath ]
link_design -mode default -reconfig_partitions {pblock} -part device -top top
update_design -cells epblock -black_box
update_design -cells epblock -from_file ediffilepath
opt_design
place_design
route_design
write_bitstream -force bitoutpath -cell epblock
set_property HD.RECONFIGURABLE 1 [get_cells epblock]
write_checkpoint -force dcpsavepath
close_project
exit

is this flow incorrect?

Thanks for all your replies!

 

0 Kudos