We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Visitor sunil145
Registered: ‎04-30-2019

how to load bitstream file in to vivado and dump on Zed Board FPGA


i am sunil i am doing my research work on FPGA prototyping.

i am facing the problem here, i have my generated .bit (bitstream) file from external sources(platform). how to load this bitstream file in to the vivado and dump on the FPGA board i have Zed Board

and analysis of area,power,timing and clock cycles

i am using vivado version 2015.1. please let me know the further steps

Thank you


0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
Registered: ‎08-10-2008

回复: how to load bitstream file in to vivado and dump on Zed Board FPGA

I wonder how you generate a bit stream for Xilinx FPGA without Vivado or ISE? Are you sure you got the right one?

Anyhow, if you have a correct bit, just save it on your disk, open Vivado HW Manager and scan out the device, program the bit to FPGA by right clicking and you can select any (correct bit) file saved on the disk.

Don't forget to reply, kudo, and accept as solution.
0 Kudos