UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor sriramv90
Visitor
7,202 Views
Registered: ‎07-30-2015

Custom IP - Not connected

HI,

 

I am currently designing a custom memory controller with mig-phy. I am using vivado 2014.4. I have made the reset, clock and the ddr as external as per the original xdc file. However, the design does not show that the clock, reset and the ddr are connected on the board. Is there any solution for this?

 

Thanks,

Sriram

0 Kudos
1 Reply
Teacher muzaffer
Teacher
7,124 Views
Registered: ‎03-31-2012

Re: Custom IP - Not connected

>> However, the design does not show that the clock, reset and the ddr are connected on the board

Please explain. How do you decide that "the design does not ..." ?
- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
0 Kudos