UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Voyager
Voyager
977 Views
Registered: ‎10-12-2016

How to compare timing reports as FPGA and ASIC technologies are different ?

Hi Friends,

 

ASIC and FPGA implemented technologies are different , then how we have to make sure proper timing analysis ?

 

NOTE: Any help or suggestions are highly appreciated ?

 

Thank You

S Sampath

-Sampath
0 Kudos
2 Replies
Explorer
Explorer
889 Views
Registered: ‎05-08-2018

Re: How to compare timing reports as FPGA and ASIC technologies are different ?

s,

 

Are you prototyping an ASIC in a FPGA device?

 

If so, down load and read "FPGA Prototyping Methodology Manual" (Xilinx & Synopsys):

 

https://www.synopsys.com/company/resources/synopsys-press/fpga-based-prototyping-methodology-manual.html

0 Kudos
Observer deeksha@f7
Observer
475 Views
Registered: ‎05-14-2018

Re: How to compare timing reports as FPGA and ASIC technologies are different ?

The tool of fpga either quartus and vivado takes care of timing analysis. If required clock is need to be specified it is given in the constraints file.
0 Kudos