UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer alex9
Observer
4,059 Views
Registered: ‎06-03-2010

Microblaze clock

I am trying to follow a sample, but when export Hardware Design To SDK with Bitstream, it gives error. Seems the cystal clock not correct.

 

Any suggestion, thanks.

ss.png
0 Kudos
4 Replies
Highlighted
Observer alex9
Observer
4,057 Views
Registered: ‎06-03-2010

Re: Microblaze clock

one more screenshot.

ss1.png
0 Kudos
Mentor hgleamon1
Mentor
4,040 Views
Registered: ‎11-14-2011

Re: Microblaze clock

Your UCF states that the frequency of the input clock is 75MHz - does this match your hardware?

 

Neither your screenshots nor your messages show what the desired frequency output from your clock generator module is. What is the frequency of CLKOUT0?

 

Regards,

 

Howard

 

----------
"That which we must learn to do, we learn by doing." - Aristotle
Observer alex9
Observer
4,025 Views
Registered: ‎06-03-2010

Re: Microblaze clock

I tried to compare my design and sample as attached.

 

Is it the input 200MHz clock, I made not correct.

ss.png
0 Kudos
Mentor hgleamon1
Mentor
4,021 Views
Registered: ‎11-14-2011

Re: Microblaze clock

The schematic for your project indicates that the input clock is 200MHz and the output clock is 75MHz. Is this what you want?

 

Your UCF indicates (especially to the tools) that your input clock is 75MHz - clearly a mismatch from your schematic.

 

What is it that you are actually trying to achieve?

----------
"That which we must learn to do, we learn by doing." - Aristotle