cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Participant
Participant
7,457 Views
Registered: ‎10-21-2009

Output of shift register is not aligned with the clock

Hello,

 

It appears a rather strange problem to me. I am using a variable-length RAM-based shift register (.xco and .vhd files attached) which has the usual input, output, clock and sclr ports. When I simulate this model in ModelSim, I see that the output is not aligned with the clock: It appears after some delay from the riding edge of the clock signal. This delay is not even some integer multiple of clock periods. Curiously, this problem doesn;t occur in another simulation of a RAM-based shift register which is of smaller depths (say, 16 words) than the current one (= 1024 words).

 

I am using Xilinx ISE 11.4 and targeting my design on Virtex 5 SXT95.

 

So what could be going wrong here? Any help would be greatly appreciated.

 

Regards,

 

Kumar Vijay Mishra.

0 Kudos
Reply
5 Replies
Participant
Participant
7,456 Views
Registered: ‎10-21-2009

Hello,

 

Here is the screenshot of the modelsim output showing the problem I posted before.

 

Regards,

 

Kumar Vijay Mishra.

shift_register_output.png
0 Kudos
Reply
Xilinx Employee
Xilinx Employee
7,439 Views
Registered: ‎01-03-2008

I don't understand why you think that this is strange.  In real life (and a good simulation) events are not simultaneous.  The clock edge happens and then results appears after a small delay.

------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
0 Kudos
Reply
Participant
Participant
7,435 Views
Registered: ‎10-21-2009

Hi mcgett,

 

It is strange because (a) this doesn't happen when I simulate a shift-register of smaller depth, say 64 words and (b) this is a functional simulation which should not show the "real-life" delays.

Tags (1)
0 Kudos
Reply
Xilinx Employee
Xilinx Employee
7,429 Views
Registered: ‎01-03-2008

There are likely different architectures in your 16 deep version versus the 1024 deep version resulting in different simulation models.  The larger model evidently is adding unit delays on the clock-to-out, a good practice IMHO, while the smaller model skipped this.  Functional simulations can and do include delays.  If you take a look at the Xilinx UNISIMS libraries you will see small unit delays included in most of the sequential elements.

 

In any case the small delay for clock-to-out on the shift register isn't an issue.

------Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
0 Kudos
Reply
Participant
Participant
7,295 Views
Registered: ‎10-21-2009

Thanks mcgett.

 

Also, I was wondering if it is possible to implement these shift registers using DSP48Es? Is there a reference deisgn available for the same?

 

Regards,

 

Kumar Vijay Mishra.

Tags (1)
0 Kudos
Reply