**UPGRADE YOUR BROWSER**

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Turn on suggestions

Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.

Showing results for

- Community Forums
- :
- Forums
- :
- About Our Community
- :
- General Technical Discussion
- :
- binary multiplication in vhdl

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Mute
- Printer Friendly Page

zozulak

Visitor

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

12-05-2007 07:09 AM

32,012 Views

Registered:
12-05-2007

binary multiplication in vhdl

hi,

I am having problem with simulink, when simulationg a test bench concerning binary multiplication in vhdl.

the code for the code is this one:

library IEEE;

use IEEE.std_logic_1164.all;

use IEEE.std_logic_arith.all;

entity vmul8x8i is

port (

X: in UNSIGNED (7 downto 0);

Y: in UNSIGNED (7 downto 0);

P: out UNSIGNED (15 downto 0)

);

end vmul8x8i;

architecture vmul8x8i_arch of vmul8x8i is

begin

P <= X * Y;

end vmul8x8i_arch;

use IEEE.std_logic_1164.all;

use IEEE.std_logic_arith.all;

entity vmul8x8i is

port (

X: in UNSIGNED (7 downto 0);

Y: in UNSIGNED (7 downto 0);

P: out UNSIGNED (15 downto 0)

);

end vmul8x8i;

architecture vmul8x8i_arch of vmul8x8i is

begin

P <= X * Y;

end vmul8x8i_arch;

and for the test bench is:

-- VHDL Test Bench Created from source file vmul8x8i.vhd -- 22:46:03 12/04/2007

--

-- Notes:

-- This testbench has been automatically generated using types std_logic and

-- std_logic_vector for the ports of the unit under test. Xilinx recommends

-- that these types always be used for the top-level I/O of a design in order

-- to guarantee that the testbench will bind correctly to the post-implementation

-- simulation model.

--

LIBRARY ieee;

USE ieee.std_logic_1164.ALL;

USE ieee.numeric_std.ALL;

ENTITY vmul8x8i_mul_t_vhd_tb IS

END vmul8x8i_mul_t_vhd_tb;

ARCHITECTURE behavior OF vmul8x8i_mul_t_vhd_tb IS

COMPONENT vmul8x8i

PORT(

X : IN std_logic_vector(7 downto 0);

Y : IN std_logic_vector(7 downto 0);

P : OUT std_logic_vector(15 downto 0)

);

END COMPONENT;

PORT(

X : IN std_logic_vector(7 downto 0);

Y : IN std_logic_vector(7 downto 0);

P : OUT std_logic_vector(15 downto 0)

);

END COMPONENT;

SIGNAL X : std_logic_vector(7 downto 0);

SIGNAL Y : std_logic_vector(7 downto 0);

SIGNAL P : std_logic_vector(15 downto 0);

SIGNAL Y : std_logic_vector(7 downto 0);

SIGNAL P : std_logic_vector(15 downto 0);

BEGIN

uut: vmul8x8i PORT MAP(

X => X,

Y => Y,

P => P

);

X => X,

Y => Y,

P => P

);

-- *** Test Bench - User Defined Section ***

tb : PROCESS

BEGIN

X <= "00000001";

Y <= "00000010";

wait; -- will wait forever

END PROCESS;

-- *** End Test Bench - User Defined Section ***

Y <= "00000010";

wait; -- will wait forever

END PROCESS;

-- *** End Test Bench - User Defined Section ***

END;

and the error reported is:

types do not match for port X.

can anybody tell me the reason of this.

thanks,

4 Replies

gtze

Explorer

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

12-05-2007 10:17 AM

31,965 Views

Registered:
08-30-2007

Re: binary multiplication in vhdl

Hello....

The problem is that the entity declaration of the vmul8x8i component uses the UNSIGNED type for the ports while the testbench uses std_logic_vector type (this is also noted at the auto-generated testbench) and also that you use the std_logic_arith package.

The best way is to use everywhere std_logic_vector type and the std_logic_unsigned package. This package contains functions that allow operations with STD_LOGIC_VECTOR data to be performed as if the data were of type UNSIGNED. This is also a simple way of allowing data of type STD_LOGIC_VECTOR to participate directly in arithmetic operations.

Alternatively you can use everywhere the unsigned type.

Hope that helps....

George

zozulak

Visitor

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

12-05-2007 11:05 AM

31,962 Views

Registered:
12-05-2007

Re: binary multiplication in vhdl

Hi George,

Thanks a lot for the answer. I adopted your solution and now the simulations runs as expected.

Ivan

brouhaha

Explorer

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

12-05-2007 05:06 PM

31,845 Views

Registered:
08-14-2007

Re: binary multiplication in vhdl

umeshkumar_1992

Newbie

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

03-01-2014 05:38 PM

8,454 Views

Registered:
03-01-2014

Re: binary multiplication in vhdl