Not having had any response since more than a month, I try the luck in this forum section. Maybe I've posted in the wrong place in the first instance.
In a Nutshell, I'm forced to use fifos to decouple a chain of hls ip cores to perform an image processing pipeline.
Problem arises for algebraic loop errors in system generator, on the rd path to the fifo from the HLS block.
I've tried assert blocks, but with no luck at all. Please refer to this old post of mine for a detailed explanation:
thank you in advance for any hints or suggestions. The're hihgly appreciated.