UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Scholar pedro_uno
Scholar
4,669 Views
Registered: ‎02-12-2013

How do I change the design file that is designated for synthesis?

Jump to solution

I usually build designs from the bottom up. I like to compile subdesigns and check the results then assemble and test at the next level.

 

In the HLS GUI, it seems that when you create a project the name of the design to compile gets set and cannot be changed.

 

Can anyone tell me where to change the design file that is designated for synthesis?

 

I suspect that I can do anything I want in a TCL script but I'd rather not get into that while I am working on a design.

 

    Pete

----------------------------------------
DSP in hardware and software
-----------------------------------------
0 Kudos
1 Solution

Accepted Solutions
Scholar pedro_uno
Scholar
7,761 Views
Registered: ‎02-12-2013

Re: How do I change the design file that is designated for synthesis?

Jump to solution
Sorry, lame question. Here is the answer.

Project -> Project Settings -> Synthesis -> Top Function
----------------------------------------
DSP in hardware and software
-----------------------------------------
0 Kudos
1 Reply
Scholar pedro_uno
Scholar
7,762 Views
Registered: ‎02-12-2013

Re: How do I change the design file that is designated for synthesis?

Jump to solution
Sorry, lame question. Here is the answer.

Project -> Project Settings -> Synthesis -> Top Function
----------------------------------------
DSP in hardware and software
-----------------------------------------
0 Kudos